						:	REV	ISI	ONS								***************************************			
SYMBOL DESCRIPTION				N	····		DATE APPROV			OVA	L									
_			Re	lea	sed	***************************************								i/ :	5/9	3	A.	1-6	10/	
															*			<u> </u>		- Section Sect
							SH	EET	RE	VIS	ION	ST	ATU	S			·			*******
SH	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
REV	_	_	-	_	_	_	-	_	_	_	-	-	_	-	_	_	_	-	_	_
SH	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40
REV	_	_	-	_	_	-	-	-	_	_	_	-	_	_	-	-	_	-	_	
SH	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60
REV	_	-	-	-	-	-	- Carlo	-	_	-	_	_	_	_	_	_	_	-	_	-
SH	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80
REV	-																			
	IGIN			Bar	edri	g for	m		I	LTĄC	└── ^ट /		***************************************	I	SC:	59	62			
******	****	········	or/I	ara	imax		<u>Un</u>	lee-	12	141	92	Pro	cui	eme	ent	Spe	ecif	fica	atic	n
API	PROV	7ED	DO	rell Par	i ama	i x M	2	*	12/	+19	2	for Mic	roc	eal cont	Tin rol	ne E ler	Expr	cess RTX2	s DS	SP/
COL	DE 3	311	API		7AL					- - 		Тур	e N	licr ior	oci	rcu	uit,	,		
R	John	14 <	/GE	FC	_ه_				12/2	1/9	2	(10	0 F	Cilc	rad	l (S	Si)	mir	nimu	ım)
COL	Æ 3	73	SUF		ISC FC	KY -	APV	L	, 2	141	c,>									
ADDITIONAL APPROVAL									/ 	,		**********				******				
···········										***************************************				S-3	11-	P-7	21			
NA GO	TIO DDA	NAI .RD	L AE SPA	RON CE	AUT FLI	ICS GHT	AN CF	ID S	SPAC	E A	DMI	NIS	TRA	TIO	N					

GODDARD SPACE FLIGHT CENTER GREENBELT, MARYLAND 20771

CAGE CODE: 25306

PAGE 1 OF 61

1. SCOPE

- 1.1 Scope. This drawing describes device and Quality Conformance Inspection (QCI) requirements for Class S SOS (silicon on sapphire) CMOS radiation hardened Real Time Express core microcontroller microcircuit in accordance with 1.2.2 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with non-compliant non-JAN devices".
- 1.1.1 <u>Description</u>. The RTX 2010RH is a radiation hardened 16bit core microcontroller with on-chip timers, an interrupt controller, a multiply-accumulator, and a barrel-shifter.

The RTX 2010RH is Pin compatible to the RTX 2000 and RTX 2001A and incorporates two 256-word stacks with multitasking capabilities, including configurable stack partitioning and over/underflow interrupt control.

Instruction execution times of one or two machine cycles are achieved by utilizing a stack oriented, multiple bus architecture. The high performance ASIC BusT, which is unique to the RTXT family of products, provides for extension of the microcontroller architecture using off-chip hardware and application specific I/O devices.

The RTX 2010RH microcontroller supports the C and Forth programming languages.

The RTX 2010RH has been designed and fabricated utilizing the Harris Advanced Standard Cell and Compiler Library.

1.2 <u>Part number</u>. Parts procured in complete compliance with the requirements of this specification shall be identified by a Goddard part number of the following form:

G311P721 G311P721	-001 -002
Goddard Designator	Package Style (see 1.2.1)

1.2.1 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as specified below (See Figure 2A and 2B herein):

001: 84 Pin Grid Array (PGA) 002: 84 Pin Quad Flatpack 1.2.2 <u>Device type(s)</u>. The device type(s) shall be identified as specified in attached specification sheets (See Figure 1 herein). 1.3 Absolute maximum ratings. Supply voltage (referenced to ground) ... +7.0 Vdc maximum Input, output, or I/O voltage applied) ... GND -0.5 Vdc to V_{CC} +0.5 Vdc -65°C to +150°C Storage temperature range Maximum package power dissipation (Pn) Lead temperature (soldering, +300°C ten seconds) Junction temperature (T_J) +175°C 30,000 Thermal characteristics: TBD °C/W TBD °C/W 1.4 Recommended operating conditions. Operating voltage range (V_{CC}) +4.5 Vdc to +5.5 Vdc Frequency of operation (f_MAX) 8 MHz Case operating temperature range (T_C) ... -55°C to +125°C Maximum rise and fall times for E15-E13 (t_r, t_f) 1.5 Radiation characteristic/properties. Gamma total dose >100 kilorads(Si) Transient upset >10¹⁰RAD(Si)/sec Single Event: Upset $<1 \times 10^{-10}$ Upsets/ bit-day

L.E.T.

Latch-up

Snap-back

S-311-P-721 PAGE 3 REV: --

 $>80 \text{ MeV/mq-cm}^2$

Not possible

Not possible

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification and standards</u>. Unless otherwise specified, the following specification and standards of the latest issue in effect at time of device manufacture, form a part of this drawing to the extent specified herein.

SPECIFICATIONS MILITARY

MIL-I-45208 - Inspection System Requirements.

MIL-M-38510 - Microcircuits, General Specification for,

STANDARDS MILITARY

MIL-STD-480 - Configuration Control-Engineering Changes, Deviations, and Waivers

MIL-STD-883 - Test Methods and Procedures for Microcircuits

MIL-STD-976 - Certification Requirements for Microcircuits

MIL-STD-1835 - Microcircuit Case Outlines

OTHER DOCUMENTS GODDARD SPACE FLIGHT CENTER (25306)

S-311-M-70 - Destructive Physical Analysis of Electronic Parts, Specification for

(Copies of the specification and standards required by the manufacturer in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity).

- 2.2 Order of precedence. The order of precedence shall be as follows: Purchase order, this specification, the applicable military documents. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
- 2.3 <u>Copies of documents</u>. Unless otherwise specified, copies of federal and military specifications, standards and handbooks, are available from the Standardization Documentation Order Desk, 700 Robbins, Section D, Bldg. 4., Philadelphia, PA 19111-5094.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.2 of MIL-STD-883. "Provisions for the use of MIL-STD-883 in conjunction with non-compliant non-JAN devices" and as specified herein.
- Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510, Class S requirements, except as otherwise stated herein. The use of silver glass die attach, "metal glass die mounting", is acceptable (as allowed by 3.5.7 of MIL-M-38510, with Procuring Activity approval). As devices supplied to the requirements of this drawing are not compliant non-JAN device types, the manufacturer need not validate device design against the requirements of MIL-STD-883. However, the Procuring activity reserves the option to review all nonproprietary design documentation (see 3.9
- 3.2.1 <u>Case outlines</u>. The case outline shall be in accordance with 1.2.1 and as specified in Figures 2A and 2B herein. Lead material shall conform to MIL-M-38510 and lead finish shall be Type C (gold plate) as defined by MIL-M-38510.
- 3.2.2 <u>Functional diagram</u>. The functional diagram shall be as specified in Figure 3 herein.
- 3.2.3 <u>Terminal connections and signal assignments</u>. The terminal connections and signal assignments shall be as specified in Figures 4A and 4B herein. A description of each signal assignment is specified in Figures 5A through 5E herein.
- 3.2.4 <u>Instruction codes</u>. The instruction codes shall be as specified in Tables 1A through 1Q.
- Materials. External parts, elements or coatings, including markings, shall be nonnutrient to fungus and shall not blister, crack, outgas, soften, flow, or exhibit defects that adversely affect storage, operation or environmental capabilities of microcircuits delivered to this specification under the specified test conditions.

 NOTE: The use of silver glass die mount is permitted (reference paragraph 4.2b herein).
- 3.4 <u>Electrical performance characteristics</u>. Unless otherwise specified, the electrical performance characteristics are specified in Table 2A herein and shall apply over the full case operating temperature range.

3.4.1 Fault coverage. The manufacturer shall provide written certification that the parts manufactured and built to this specification shall meet a minimum fault coverage of ninety-six percent (96%) or higher, excluding unconnected nodes (i.e., Q and Q) and 100% on all I/O's (per MIL-M-38510/605, Microcircuits, Digital, CMOS, Semicustom (Gate Array) Devices, Monolithic Silicon, fault grading shall be 90%, as a minimum). Silos fault simulations or equivalent, using the methods described in MIL-STD-883, Method 5012, shall be performed using the simulation vectors used for design verification and subsequently for package test of the RTX2010RH device.

The simulator used shall have an enhanced concurrent fault simulation algorithm that accurately models input-stuck and output-stuck faults. The concurrent fault simulation shall simultaneously compare the resultant state values at test node outputs, for many "faulted" networks with the corresponding "fault-free" network. For the circuit being tested, each of the faulted networks shall have a node in either a Low (0) or a High (1) state.

An actual (or hard) detect for a faulted node shall be reported when the level of the test node outputs differs between the faulted and fault free networks and neither of the levels is an Unknown. A possible (or soft) detect shall be recorded whenever the level of at least on test node changes from the previous strobe time.

Oscillations caused by a circuit with feedback shall be excluded from being counted as a faulted node. The program used shall check for oscillations be comparing the iteration count of the circuit affected by the stuck fault with the iteration count of the identical fault-free circuit. If the iteration count exceeds a set value before the next iteration for the fault-free circuit occurs, the faulted circuit is considered to be oscillating.

Functional testing. Devices supplied to this specification shall perform functionally and are to be guaranteed to execute the instruction codes described in Tables 1A through 1Q, herein, when tested at eight megahertz (8MHz). Testing shall be performed, 100%, on all opcodes and the devices shall meet the fault coverage as specified in paragraph 3.4.1 herein. In addition, the manufacturer shall supply test tapes, to the Procuring Activity, to perform independent electrical verification at a National Aeronautics and Space Administration (NASA) approved facility. Test tapes shall be maintained under manufacturer's configuration control and shall adhere to the requirements of paragraph 3.9 herein.

S-311-P-721 PAGE 6 REV: --

- 3.5 Electrical test requirements. The electrical test requirements shall be the subgroups specified in Table 2B herein. The electrical tests for each subgroup are described in Table 2A herein.
- 3.6 <u>Screening requirements</u>. Devices furnished to this specification shall be 100% screened to the requirements of MIL-STD-883, Method 5004, for Class-S device types, except as modified herein. The percent defective allowable (PDA) shall be as specified in MIL-STD-883, Method 5004 (see paragraph 4.2h herein).
- 3.7 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part number listed in 1.2 herein is for reference only. Microcircuits that comply with the requirements of this drawing shall be marked with the following (specified paragraph numbers refer to MIL-M-38510 unless otherwise specified):
 - a. Index point in accordance with 3.6.1.
 - b. Part number: (see paragraph 1.2 herein).
 - c. Inspection lot identification code in accordance with 3.6.3.2 except the unique suffix letter may be omitted when an alternate lot identifier is used which maintains the unique traceability required in 3.6.3.2.
 - d. Manufacturers identification in accordance with 3.6.4.
 - e. Electrostatic discharge sensitivity (ESD) identifier in accordance with 3.6.9.2. This may be used as the index point as defined by 3.7.a herein.
 - f. Marking location and sequence in accordance with 3.6.9.
 - g. Container marking in accordance with 3.6.10.
 - h. Serialization in accordance with 3.6.8. Serial numbers shall not be duplicated within a single lot of date code supplied.
- 3.7.1 <u>Country of origin</u>. County of origin marking is not required as only devices manufactured, assembled, and tested within the United States and its territories shall be supplied against the requirements of this drawing.

S-311-P-721 PAGE 7 REV: --

- 3.8 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing. This certificate of conformance shall affirm that the manufacturer's product meets all requirements as set forth by this drawing and shall be signed by an authorized Quality Control representative within the manufacturer's organization.
- 3.9 <u>Notification of change</u>. Notification of change to the acquiring activity shall be required in accordance with MIL-STD-480 for all Class I changes.
- 3.10 <u>Verification and review</u>. The acquiring activity shall retain the option to review the manufacturer's facility and all applicable nonproprietary documentation and/or areas. Appropriate and mutually acceptable notification will be given to the manufacturer.
- 3.11 Traceability. Each device shall be traceable to a wafer lot. A wafer lot shall consist only of microcircuit wafers subjected to each and every process step of masking, etching, deposition, diffusion, metallization, etc., as a group. Each wafer lot shall be assigned a unique identifier which provides traceability to all wafer processing steps.
- Rework. Rework of any operation from wafer manufacturing through final package seal shall not be permitted, except as allowed by MIL-M-38510 and MIL-STD-883, for product assurance level S. If rework is desired, the Procuring Activity must be contacted and written permission obtained. Rework documentation shall be submitted with the data package requirements of paragraph 5.2 herein.
- Production facility. The manufacturer of microcircuits in compliance with this specification shall have and use production and test facilities, wafer fabrication facility excluded, certified by DESC in accordance with requirements of MIL-STD-976. Quality and reliability assurance program should be adequate to assure successful compliance with the provisions of this specification and the associated specifications sheets.
- 3.14 Automated test equipment programs. When automatic testing is used, this device's test program must be under manufacturer's configuration control, including date and revision level. The Procuring Activity shall be notified of any changes to these programs that affect the ability of devices to meet the requirements of this specification. Notification of changes are required during production of devices to an existing order or prior to acceptance of a

S-311-P-721 PAGE 8 REV: --

new purchase order to this drawing. The Procuring Activity reserves the right to review and/or request a copy of any test tape used in the production of devices built to this specification (see paragraphs 3.4.2, 3.10 and 4.3.1c herein).

- 3.15 Source inspection. The Procuring Activity shall perform pre-seal source inspection and final source inspection and reserves the right to perform other source inspections, when required by the purchase order, at the manufacturer's facility to assure device conformance to this specification. At least seventy-two hours notification shall be given by the manufacturer prior to pre-seal and final source inspection. Souce inspection shall include, but not be limited to, manufacturer's Statistical Process Controls (SPC), review of standard cell and compiler libraries, design methodology and tools, and review of the TSOS4 process.
- 3.16 Packaging. Packaging shall be in accordance with MIL-M-38510 and section 5 herein. Provision for ESD protection shall be provided. Preparation for delivery shall meet specified requirements for identification, certification, and data package requirements.
- 3.17 <u>Destructive physical analysis</u>. Sample devices delivered against this specification may, at the discretion of the Procuring Activity, be subjected to Destructive physical Analysis (DPA). When DPA is performed, testing shall be conducted in accordance with GSFC specification, S-311-M-70, for Class-S compliant material. Lot acceptance or rejection shall be based on successful completion of this testing.
- Radiation hardness. These devices must meet or exceed the requirements for a Radiation Hardness Assurance (RHA) level of 100 kilorads (Si), minimum, when tested in accordance with the Group E, Subgroup 2, requirements of MIL-STD-883, Method 5005. There shall be no degradation of device performance at the 100 kilorad level. Radiation testing need not be performed by the manufacturer if the above limits are guaranteed in writing (see paragraph 1.5 herein).
- 3.18.1 Single Event Upset (SEU). Devices furnished to this specification shall not be susceptible to latch-up. The Linear Energy Transfer (LET) threshold shall be greater than or equal to 80Mev/mg-cm² for SEU. Radiation testing, for single event upset, need not be performed by the manufacturer if the above limits are guaranteed in writing (see paragraph 1.5 herein).

S-311-P-721 PAGE 9 REV: --

- 3.19 <u>Data requirements</u>. The deliverable data package is described in section 4.4 and 5.2 herein.
- 3.20 AC measurement points and timing diagrams. Devices furnished to this specification shall be capable of meeting the timing requirements specified in Figure 7 and Figures 8A through 8G herein.
- 3.21 <u>Quality assurance provisions</u>. Quality assurance requirements shall be as specified in MIL-STD-883, MIL-M-38510 and section 4 herein. The product assurance program shall be subject to review and approval by the Procuring Activity.
- 3.22 <u>Qualification Requirements</u>. Device qualification shall depend upon acceptability of manufacturer's reliability data on TSOS-4 process requalification by using 64K SRAM as Technology Characterization Vehicle (TCV).

S-311-P-721 PAGE 10 REV: --

- 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510, product assurance level S, and to the extent specified in MIL-STD-883 (see 3.1 herein) except as modified by Tables 3 and 4, herein, for small lot Groups B and D inspection sampling.
- Screening. Screening shall be in accordance with Method 5004 of MIL-STD-883, product assurance level S, except as modified herein, and shall be conducted on all devices (100%) prior to quality conformance inspection. The following additional criteria shall apply:
 - a. <u>Internal visual inspection</u>. Internal visual inspection shall be performed in accordance with MIL-STD-883, Method 2010, Test Condition A, except as follows (references shown to Method 2010 of MIL-STD-883):
 - (1) Paragraph 3.f(21). Add new definition as follows. SOS Silicon on sapphire. It will be considered as a nonconductive material for all inspection criteria.
 - (2) Paragraph 3.1.3.c. A crack that exceeds 3.0 mils in length and points toward the active area, or comes closer than 0.25 mils to any operating metallization or other functional circuit element.
 - (3) Paragraph 3.1.3.d. Semicircular crack(s) or multiple adjacent cracks, not in the active area, starting and terminating at the edge of the die are acceptable.
 - (4) Paragraph 3.2.1.4. Add item "1." as follows. Bonds over contacts where at least 50% of the contact perimeter is undisturbed and visible is acceptable.
 - b. Manufacturer in-process controls.
 - (1) Wire bond pull monitor. Wire bond pull monitor shall be sampled in accordance to MIL-STD-883, Method 2011, Test Condition D, to a LTPD of 10 applying to the number of wire bonds pulled from two devices minimum at the start and end of each shift, at the end of each lot, after approximately two (2) hours of production, after changing spools, package or die size, and after performing equipment maintenance. The end of production for each operator each shift shall be satisfied if performed

anytime during the last hour of production. This criteria meets the requirements of MIL-STD-976 for in-line die shear monitor.

(2) Substrate attach strength. Substrate attach strength monitor shall be sampled in accordance to MIL-STD-883, Method 2027. Samples shall be pulled from each lot or sublot die attached on a single machine and processed as a single group through final adhesive cure, with the sample randomly selected according to the following table:

Lot Si	<u>ze</u>	Sample Size	Failure Allowed
1 to	400	2	0
401 to	600	3	0
601 to	800	4	0
801 to	1000	5	0

For lot sizes larger than 1000 devices, the sample shall be .005 times the lot size. Lot size X .005 = randomly selected sample size with no failure allowed.

- c. <u>Burn-in tests</u>. The manufacturer shall perform two burnin tests on each device supplied. The burn-in tests shall be performed as follows:
 - (1) Static burn-in test. Test Condition A or B of MIL-STD-883, Method 1015 for 72 hours, minimum, with $T_A = +125\,^{\circ}\text{C}$ using the circuit as specified in Figure 6A herein. Accelerated testing shall not be permitted.
 - (2) Dynamic burn-in test. Test Condition D of MIL-STD-883, Method 1015 for 240 hours with $T_A = +125\,^{\circ}\text{C}$ using the circuit as specified in Figure 6B herein. Accelerated testing shall not be permitted.

The order of these burn-in tests may be reversed.

d. Nondestructive bond pull. Nondestructive bond pull test shall not be required. Elimination of this test is due to the manufacturer being physically unable to get the test fixture (jig) into place for devices packaged in configurations having greater than 40 internal bond wires. The spacing of the bond wires in conjunction with the physical size of the test fixture (jig) necessary to perform the pull test prohibit the performance of the test without damaging adjacent internal bond wire(s) (reference para. 4.2b(1) herein).

S-311-P-721 PAGE 12 REV: --

- e. Radiographic inspection (X-ray). In accordance with MIL-STD-883, Method 5004, radiographic footnote; due to pin configuration, only one view (Y₁ or Y₂) shall be required for devices supplied (reference note 14/ of Table I, Method 5004, of MIL-STD-883).
- f. Steady-state total dose irradiation. For lot supplied against this drawing, the manufacturer shall perform steady-state total dose irradiation using a Cobalt 60 (gamma) source to a level of 100 kilorads (Si), minimum, in accordance with the requirements of MIL-STD-883, Method 1019 and Method 5005, Group E, subgroup 2. The bias circuit shall be as specified in Figure 6C herein.
- g. Read and record requirements. The manufacturer shall read and record and perform delta calculations for those parameters as specified in Table 5 herein.
- h. Percent defective allowable (PDA). Percent defective allowable (PDA) shall be 5% or one device, whichever is greater, calculated through each burn-in test separately. This PDA shall be based on failures from Group A, subgroup 1 plus deltas combined. In addition, there shall be a separate PDA of 3% based on failures from Group A, subgroup 7. Lots and sublots may be resubmitted for burn-in one time only and may be resubmitted only when the PDA does not exceed 20%. Resubmitted inspection lots, lot splits, and sublots shall be kept separate from new lots and sublots and shall be inspected for all specified characteristics. using a tightened inspection PDA equal to the next lower number in the LTPD series of Appendix B of MIL-STD-38510, or one device, whichever is greater.
- i. <u>Customer source inspection</u>. Customer source inspection shall be required at either the pre-cap and/or final inspection points and only when specifically required by the individual purchase order (reference 3.15 and 4.5 herein).
- j. <u>Electrical test parameters</u>. Interim and final electrical test parameters shall be specified in Table 2B herein.
- k. AC measurements and timing diagrams. AC measurements and timing waveforms shall be specified in Figure 7 and Figures 8A through 8G herein.

S-311-P-721 PAGE 13 REV: --

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with Method 5005 of MIL-STD-883, product assurance level S, including Groups A, B, and D inspections except as shown in Tables 3 and 4 herein for small lot Groups B and D inspections. Devices used for Groups B and D inspections are to be over and above flight quantities specified on the purchase order and are considered as deliverable items against the purchase order (reference 5.3 herein).

4.3.1 Group A inspection.

- a. Tests shall be as specified in Table 2B herein.
- b. Subgroups 4, 5, and 6 in Table I, Method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroups 7, 8A, and 8B shall consist of verifying the functionality of the device. These tests form a part of the manufacturer's test tape and shall be maintained by the manufacturer and available for review by the acquiring activity (see 3.4.2, 3.10 and 3.14 herein).

4.3.2 Groups B and D inspections.

- a. Small lot sampling plan as specified in Table 3 and 4 herein.
- b. End-point electrical parameters shall be as specified in Table 2B herein.
- c. Steady-state life test, Method 1005 of MIL-STD-883 conditions.
 - (1) Test Condition D using the circuit as specified in Figure 6B herein.
 - (2) $T_A = +125$ °C. Accelerated life test shall **not** be permitted.
 - (3) Test duration: 1,000 hours, minimum. Accelerated life test shall **not** be permitted.
- 4.4 <u>Test data</u>. All data requirements as defined in section 5.2 herein.

S-311-P-721 PAGE 14 REV: --

- 4.4.1 <u>Delivery of data</u>. All data and parts shall be sent to the addressee listed on the purchase order (reference 3.19 and 5.2 herein).
- 4.4.2 <u>Technical requests</u>. Any technical questions pertaining an existing order should be directed to the addressee listed on the purchase order.
- 4.5 Responsibility for inspection.
- 4.5.1 Manufacturer. The manufacturer is responsible for controlling the quality of his product and offering to the Procuring Activity only those parts that conform to all specified requirements.
- 4.5.2 <u>Liability of source inspection</u>. Source inspection at the manufacturer's facility, or at the manufacturer's source (and any other facility) does not relieve the manufacturer of responsibility to furnish to the Procuring Activity an acceptable end-product, as stipulated by contract or purchase order; nor does it indicate that parts supplied the manufacturer will be accepted at the Procuring Activity's facility. Final acceptance of the end-product shall be at the Procuring Activity's facility.
- 4.6 Alternate test methods. Other test methods or circuits may be substituted for those specified herein provided it is demonstrated to the Procuring Activity that such a substitution meets or exceeds the requirements of this drawing and written approval is obtained prior to use.

S-311-P-721 PAGE 15 REV: --

5. PACKAGING

- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-M-38510.
- 5.2 <u>Data package requirements</u>. All lots of devices shipped shall include a data package containing the following items:
 - a. Cover sheet. As a minimum, the cover sheet is to include:
 - (1) Purchase order number and revision
 - (2) Customer part number as found in paragraph 1.2 herein.
 - (3) Lot date code
 - (4) Harris part number
 - (5) Lot number
 - (6) Quantity
 - b. Certificate of conformance. May be included as part of the shipper.
 - c. Lot serial number sheet. Good device serial numbers and lot number.
 - d. Screening attributes data. The attributes data supplied shall be from post-encapsulation screening through end of 100% screening operations. As a minimum, this data shall include:
 - (1) Identification the test operation(s).
 - (2) Quantity of devices subjected to each test operation.
 - (3) Quantity of devices accepted at the conclusion of each test operation.
 - (4) Date on which each test operation was performed.
 - e. Variables data for all read and record and delta operations performed. Each value shall be identified to the specific serial number of the device for which the data represents.
 - f. Group A attributes data summary.

S-311-P-721 PAGE 16 REV: --

- g. Groups B and D inspection data summary, when required to be performed (see paragraphs 4.3.2 and 5.3 herein).
- h. Wafer lot acceptance report (MIL-STD-883, Method 5007) to include SEM photographs (not photocopies). The SEM photographs shall include the percentage of step coverage.
- i. Radiographic (X-Ray) inspection report and film(s). The film(s) shall include penetrameter measurements.
- j. Gamma total dose radiation report with the initial shipment of devices from the same wafer lot.
- k. Fault coverage certification and methodology used.
- 1. Rework documentation (if applicable).
- 5.3 Group B and D devices. Groups B and D devices shall be packaged separately from deliverable devices and marked as such. Groups B and D devices are over and above flight quantities and are considered to be deliverables against the purchase order (see paragraph 4.3 herein). NOTE: Subgroup B5 Life Test Units are to handled in a manner consistent to that of nondestructive flight units.
- 5.4 <u>Shipping container</u>. The shipping container shall be legibly marked with the following information:
 - (a) Purchase order number.
 - (b) Device Part number (see paragraph 1.2).
 - (c) The actual manufacturer's name, registered trademark or H4 code identification number.
- 5.5 <u>Delivery of data</u>. Delivery of data and parts or any technical questions regarding an existing purchase order shall be directed to the addressee on the purchase order (see paragraph 4.4 herein).

S-311-P-721 PAGE 17 REV: --

6. NOTES

- 6.1 Ordering data. Procurement documents shall specify the following:
 - (a) Title, number and date of this and the applicable detail specification.
 - (b) Device part number (see 1.2).
- oualification provisions. With respect to products requiring qualification, awards will be made only for products which have been tested and approved by GSFC before the time for opening of bids. The attention of the suppliers is called to this requirement: manufacturers should arrange to have qualification tests made on products which they propose to offer to GSFC to become eligible for awards of contracts or order for products covered by this specification. The manufacturer shall bear the cost of qualification inspection to this specification. Information pertaining to qualification of product may be obtained from the activity whose address is listed in 6.4.
- 6.2.1 NOTICE. When GSFC drawings, specifications, or other data are sent for any purpose other than in connection with a definitely related GSFC procurement operation, the United States Government thereby incurs no responsibility nor any obligation whatsoever. The fact that GSFC may have formulated, furnished or in any way supplied said drawings, specifications, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any persons or corporations, or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.
- 6.3 <u>Preparing activity</u>. The identification and contact address of the preparing activity shall be as follows:

Custodian:
Goddard Space Flight Center
Greenbelt, MD. 20771

ATTN: QPL Administrator Code 311.2

S-311-P-721 PAGE 18 REV: --

Attachments Specification Sheets

FIGURES

				page
	FIGURE	1.	PART NUMBER TYPE	19
	FIGURE	2A.	CASE OUTLINE (84 Pin Grid Array)	20
	FIGURE	2B.	CASE OUTLINE (84 Pin Quad Flatpack)	21
	FIGURE	3.	FUNCTIONAL DIAGRAM	22
	FIGURE	4A.	TERMINAL CONNECTIONS/SIGNAL ASSIGNMENTS (84 Pin Grid Array)	23
	FIGURE	4B.	TERMINAL CONNECTIONS/SIGNAL ASSIGNMENTS (84 Pin Quad Flatpack)	25
	FIGURE	5A.	OUTPUT SIGNAL DESCRIPTIONS	27
	FIGURE	5B.	INPUT SIGNAL DESCRIPTIONS	28
	FIGURE	5C.	ADDRESS BUS (OUTPUTS) DESCRIPTIONS	28
	FIGURE	5D.	DATA BUS (I/O) DESCRIPTIONS	29
	FIGURE	5E.	POWER CONNECTION DESCRIPTIONS	29
	FIGURE	6A.	STATIC BURN-IN TEST CIRCUIT	. 30
	FIGURE	6B.	DYNAMIC BURN-IN AND LIFE TEST CIRCUIT	32
	FIGURE	6C.	STEADY STATE TOTAL DOSE IRRADIATION BIAS CIRCUIT	34
	FIGURE	7.	AC DRIVE AND MEASUREMENT POINTS - CLK INPUT	36
	FIGURE	8A.	TIMING DIAGRAMS-CLOCK AND WAIT TIMING	37
	FIGURE	8B.	TIMING DIAGRAMS-TIMER/COUNTER TIMING	37
	FIGURE	8C.	TIMING DIAGRAMS-MEMORY BUS TIMING	38
	FIGURE	8D.	TIMING DIAGRAMS-ASIC BUS TIMING	38
	FIGURE	8E.	TIMING DIAGRAMS-INTERRUPT TIMING: WITH INTERRUPS SUPPRESSION	Г 39
	FIGURE	8F.	TIMING DIAGRAMS-INTERRUPT TIMING: WITH NO INTERRUPT SUPPRESSION	39
2	FIGURE	8G.	TIMING DIAGRAMS-NON-MASKABLE INTERRUPT TIMING	40

S-311-P-721

REV: --

PAGE

19

Attachments Specification Sheets

TABLES

TABLE	1A.	INSTRUCTION	CODES-INSTRUCTION SET SUMMARY	page 41
TABLE	1B.	INSTRUCTION	CODES-REGISTER BIT FIELDS (BY FUNCTION	I) 41
TABLE	1C.	INSTRUCTION OPERATIONS	CODES-RTX2010 I AND PC ACCESS	42
TABLE	1D.	INSTRUCTION	CODES-RESERVED I/O OPCODES	42
TABLE	1E.	INSTRUCTION	CODES-SUBROUTINE CALL INSTRUCTIONS	43
TABLE	1F.	INSTRUCTION	CODES-SUBROUTINE RETURN	43
TABLE	1G.	INSTRUCTION	CODES-BRANCH INSTRUCTIONS	43
TABLE	1H.	INSTRUCTION INSTRUCTIONS	CODES-REGISTER AND I/O ACCESS	44
TABLE	11.	INSTRUCTION	CODES-SHORT LITERAL INSTRUCTIONS	44
TABLE	1J.	INSTRUCTION	CODES-LONG LITERAL INSTRUCTIONS	44
TABLE	1K.	INSTRUCTION	CODES-MEMORY ACCESS INSTRUCTIONS	45
TABLE	1L.	INSTRUCTION	CODES-USER SPACE INSTRUCTIONS	45
TABLE	lM.	INSTRUCTION	CODES-ALU FUNCTION INSTRUCTIONS	46
TABLE	lN.	INSTRUCTION	CODES-STEP MATH FUNCTIONS	46
TABLE	10.	INSTRUCTION	CODES-ALU LOGIC FUNCTIONS/OPCODES	47
TABLE	1P.	INSTRUCTION	CODES-SHIFT FUNCTIONS	47
TABLE	IQ.	INSTRUCTION INSTRUCTION	CODES-MAC/BARREL SHIFTER/LZD S	48
TABLE	2A.	ELECTRICAL	PERFORMANCE CHARACTERISTICS	49
TABLE	2B.	ELECTRICAL '	TEST REQUIREMENTS	53
TABLE	3.	GROUP B INS	PECTION SMALL LOT SAMPLING PLAN	54
TABLE	4.	GROUP D INS	PECTION SMALL LOT SAMPLING PLAN	57
TABLE	5.	POST BURN-I	N DELTAS	59
s-	311 - P	- 721	PAGE 20	REV:

Manufacturer Part Number	S-311-721 Dash Number						
RTX2010RH2101	Device Type 001 (ref. para. 1.2.1)						
RTX2010RH2102	Device Type 002 (ref. para. 1.2.1)						

FIGURE 1. PART NUMBER TYPE

PAGE 21 REV: --





FIGURE 2A. CASE OUTLINE (84 Pin Grid Array)

PAGE 22

REV: --






FIGURE 3. FUNCTIONAL DIAGRAM

S-311-P-721




FIGURE 4A. TERMINAL CONNECTIONS/SIGNAL ASSIGNMENTS (84 Pin Grid Array)

PAGE 25

REV: --

		SIGNAL		PLCC	PGA	SIGNAL	
PLCC	PGA PIN	NAME	TYPE	LEAD	PIN	NAME	TYPE
LEAD	PIN			43	J6	MAO8	Output: Address Bus
1	C6	GAD2	Output Address Bus	43	72	GND	Ground
2	A5	TCLK	Output	45	57 L7	MA09	Output Address Bus
3	A5	INTA	Output	46	K7	MA10	Output Address Bus
4	85	NMI	Input	47	L5	MA11	Output Address Bus
5	C5	INTSUP	Input	48	LB	MA12	Output Address Bus
6	A4	VCC	Power	49	K8	MA13	Output Address Bus
7	B4	E11	Input	50	L9	vcc	Power
8	A3	El2	Input	51	L10	MA14	Output Address Bus
9	A2	EI3	Input	52	К9	MA15	Output Address Bus
10	B3	El4	Input	53	L11	MA16	Output Address Bus
11	A1	E!5	Input	54	K10	MA17	Output Address Bus
12	B2	RESET	Input	55	J10	MA18	Output Address Bus
13	C2	WAIT	Input	56	K11	MA19	Output Address Bus
14	B1	ICLK	Input	57	J11	GND	Ground
15	C1	GRAW	Output	58	H10	LDS	Output
16	D2	GIO	Output	59	H11	UDS	Output
17	-D1	GD15	VO; Data Bus	-60	F10	NEW	Output
18	E3	GD14	VO; Data Bus	61	G10	воот	Output
19	E2	GD13	VO; Data Bus	62	G11	PCLK	Output
20	E1	GND	Ground	63	G9	MRAW	Output
21	F2	GD12	I/O: Data Bus	64	F9	MDOD	VO: Data Bus
22	F3	GD11	I/O; Data Bus	65	F11	MD01	VO: Data Bus
23	·G3	GD10	I/O; Data Bus	66	E11	MD02	VO: Data Bus
24	G1	GD09	I/O; Data Bus	67	E10	MD03	VO: Data Bus
25	G2	GD08	VO; Data Bus	68	E9	MD04	VO: Data Bus
26	F1	-GD07	VO; Data Bus	69	011	GND	Ground
27	H1	VCC	Power	70	D10	MDOS	VO: Data Bus
28	H2	GD06	VO; Data Bus	71	C11	accm	VO: Data Bus
29	J1	GD05	VO; Data Bus	72	B11	MD07	VO: Data Bus
30	K1	GD04	VO; Data Bus	73	C10	VCC	Power
31	J2	GD03	VO; Data Bus	74	A11	MD08	VO: Data Bus
32	L1	GND	Ground	75	B10	MD09	VO: Data Bus
33	K2	-GD02	VO; Data Bus	11	B10	MD10	VO: Data Bus
34	K3	'GD01	VO; Data Bus	76			I/O: Data Bus
35	12	-GD00	I/O; Data Bus	77	A10	MD11	VO: Data Bus
35	L3	MA01	Output Address Bus	78	A9	MD12	1
37	K4	MA02	-Output: Address Bus	79	58	MD13	VO; Data Bus
33	L4	MAO3	Output: Address Bus	80	A8	MD14	I/O; Data Bus
39	J5	MAO4	Output: Address Bus	81	B6	GND	Ground
40	K5	MA05	Output: Address Bus	82	67	MD15	VO; Data Bus
41	L5	BCAM	Output; Address Bus	83	A7	GAOO	Output; Address Bus
42	K6	MA07	Output Address Bus	84	C7	GA01	Output; Address Bus

FIGURE 4A. TERMINAL CONNECTIONS/SIGNAL ASSIGNMENTS
(84 Pin Grid Array)
(continued)

S-311-P-721 PAGE 26 REV: --




FIGURE 4B. TERMINAL CONNECTIONS/SIGNAL ASSIGNMENTS (84 Pin Quad Flatpack)

S-311-P-721 PAGE 27 REV: --

LEAD	SIGNAL NAME	ТҮРЕ	LEAD	SIGNAL NAME	ТҮРЕ .
1	GA02	Output, Address Bus	43	MAOS	Output, Address Bus
2	TCLK	Output	44	GND	Ground
3	INTA	Output	45	MA09	Output, Address Bus
4	IMN	Input	46	MA10	Output, Address Bus
5	INTSUP	Input	47	MA11	Output, Address Bus
6	VCC	Power	48	MA12	Output, Address Bus
7	EII	Input	49	MA13	Output, Address Bus
8	EI2	Input	50	VCC	Power
9	EI3	Input	51	MA14	Output, Address Bus
10	EI4	Input	52	MA15	Output, Address Bus
11	EI5	Input	53	MA16	
12	RESET	Input	54	MA17	Output, Address Bus
13	TIAW	Input	55	MA18	Output, Address Bus
14	ICLK	Input	56	MA19	Output, Address Bus
15	GRAW	Output	57	GND	Output, Address Bus
16	GIO	Output .	58	LDS	Ground
17	GD15	I/O. Data Bus	- 59	UDS	Output
18	GD14	I/O. Data Bus	60	NEW	Output
19	GD13	I/O. Data Bus	61	BOOT	Output
20	GND	Ground	62	PCLK	Output
21	GD12	I/O. Data Bus	63	MR/W	Ontbut_
22	GD11	I/O. Data Bus	64	MD00	Output
23	GD10	I/O, Data Bus	65	MD01	I/O. Data Bus
24	GD09	I/O, Data Bus	66	· •	I/O, Dete Bus
25	GD08	I/O. Data Bus	67	MD02	I/O. Data Bus
26	GD07	I/O, Data Bus	68	MD03	I/O. Data Bus
27	VCC	Power		MD04	I/O. Data Bus
28	GD06	I/O. Data Bus	69	GND	Ground
29	GD05	I/O. Data Bus	70	MD05	I/O. Data Bus
30	GD04	I/O. Data Bus	71	MD05	1/0. Data Bus
31	GD03	I/O. Data Bus	72	MD07	I/O. Data Bus
32	GND	Ground	73	VCC	Power
33	GD02	I/O. Data Bus	74	MD08	I/O. Dete Bus
34	GD01		75	MD09	I/O. Data Bus
35	GD00	I/O, Data Bus	76	MD10	I/O, Data Bus
36	MA01	I/O, Data Bus	77	MDII	1/O, Date Bus
37		Output, Address Bus	78	MD12	I/O, Dete Bus
38	MA02	Output, Address Bus	79	MD13	I/O, Data Bus
	MA03	Output, Address Bus	80	MD14 ·	I/O, Data Bus
39	MA04	Output, Address Bus	81	GND	Ground
40	MA05	Output, Address Bus	82	MD15	I/O. Data Bus
41	MA06	Output, Address Bus	83	GA00	Output, Address Bus
42	MA07	Output, Address Bus	84	GA01	Output, Address Bus

FIGURE 4B. TERMINAL CONNECTIONS/SIGNAL ASSIGNMENTS
(84 Pin Quad Flatpack)
(continued)

S-311-P-721

SIGNAL	LEAD	RESET LEVEL	DESCRIPTION				
NEW	60	1	NEW: A HIGH on this pin indicates that an instruction Fetch is in progress.				
тооа	61	1	BOOT: A HIGH on this pin indicates that Boot Memory is being accessed. This pin can be set or reset by accessing bit 3 of the Configuration Register.				
MR/W	63	1	MEMORY READ/WRITE: A LOW on this pin indicates that a Memory Write operation is in progress.				
UDS	59	1	UPPER DATA SELECT: A HIGH on this pin indicates that the high byte of memory (MD15-MD08) is being accessed.				
LDS	58	1	LOWER DATA SELECT: A HIGH on this pin indicates that the low byte of memory (MD07 - MD00) is being accessed.				
GIO	16	1	ASIC I/O: A LOW on this pin indicates that an ASIC Bus operation is in progress.				
GR/W	15	1	ASIC READ/WRITE: A LOW on this pin indicates that an ASIC Bus Write operation is in progress.				
PCLK	62	0	PROCESSOR CLOCK: Runs at half the frequency of ICLK. All processor cycles begin in the rising edge of PCLK. Held low extra cycles when WAIT is asserted.				
TCLK	2	0	TIMING CLOCK: Same frequency and phase as PCLK but continues running WAIT cycles.				
INTA	3	0	INTERRUPT ACKNOWLEDGE: A HIGH on this pin indicates that an Inte Acknowledge cycle is in progress.				

FIGURE 5A. OUTPUT SIGNAL DESCRIPTIONS

S-311-P-721 PAGE 29 REV: --

SIGNAL	LEAD	DESCRIPTION
WAIT	13	WAIT: A HIGH on this pin causes PCLK to be held LOW and the current cycle to be extended.
ICLK	14	INPUT CLOCK: Internally divided by 2 to generate all on-chip timing (CMOS input levels).
RESET	12	A HIGH level on this pin resets the RTX. Must be held high for at least 4 rising edges of ICLK plus 1/2 ICLK eyele setup and hold times. (Schmitt trigger CMOS input levels.)
EI2,EI1	8.7	EXTERNAL INTERRUPTS 2. 1: Active HIGH level-sensitive inputs to the Interrupt Controller. Sampled on the rising edge of PCLK. See Timing Diagrams for detail.
EI5-EI3	9	EXTERNAL INTERRUPTS 5, 4, 3: Dual purpose inputs; active HIGH level-sensitive Interrupt Controller inputs; active HIGH edge-sensitive Timer/Counter inputs. As interrupt inputs, they are sampled on the rising edge of PCLK. See Timing Diagrams for detail.
IMN	4	NON-MASKABLE INTERRUPT: Active HIGH edge-sensitive Interrupt Controller input capable of interrupting any processor cycle when NMI is set to Mode 0. See Interrupt Suppression and Interrupt Controller Sections. (Schmitt trigger CMOS input levels.)
INTSUP	5	INTERRUPT SUPPRESS: A HIGH in this pin inhibits all maskable interrupts, internal and external.

FIGURE 5B. INPUT SIGNAL DESCRIPTIONS

SIGNAL	LEAD	DESCRIPTION
GA02	1	ASIC ADDRESSES: 3-bit ASIC Address Bus which certies address information for Main Memory.
GA01	84	
GA00	83	
MA19 - MA14	56 - 51	MEMORY ADDRESSES: 19-bit Memory Address Bus which carries address information for Main Memory.
MA13 - MA09	49 - 45	
MA08 - MA01	43 -	

FIGURE 5C. ADDRESS BUS (OUTPUTS) DESCRIPTIONS

S-311-P-721 PAGE 30 REV: --

SIGNAL	LEAD	DESCRIPTION
GD15 - GD13	17 -	ASIC DATA: 16-bit bidirectional external ASIC Data Bus which carries data to and from off-chip I/O devices.
GD12 - GD07	21 - 26	
GD06 - GD03	28 - 31	
GD02 - GD00	33 - 35	
MDIS	82 -	MEMORY DATA: 16-bit bidirectional Memory Data Bus which carries data to and from Main Memory.
MD14 - MD08	80 - 74	and from M2III Memory.
MD07 - MD05	72 - 70	-
MD04 - MD00	68 - 64	

FIGURE 5D. DATA BUS (I/O) DESCRIPTIONS

SIGNAL	LEAD	DESCRIPTION
vec	6, 27, 50, 73	Power supply +5 Volt connection. A 0.1 uF, low impedance decoupling capacitor should be placed between VCC and GND. This should be located as close as to the RTX package as possible.
GND	20, 32, 44, 57, 69, 81	Power supply ground return connections.

FIGURE 5E. POWER CONNECTION DESCRIPTIONS

S-311-P-721 PAGE 31 REV: --

QFP PIN #	PGA PIN #	PIN NAME	PIN FUNCT	RESIST.	LEVEL/ SIGNAL
1	C6	GA02	0		NC
2	A6	TCLK	0		NC
3	A 5	INTA	0		NC
4	B5	NHI	I	47K	GND
5	C5	INTSUP	I	47K	VDD
6	A4	VDD	PWR		VDD
7	B4	EIl	I	47K	GND
8	A3	EI2	I	47K	GND
9	A2	EI3	I	47K	GND
10	вз	EI4	I	47K	GND
11	Al	EI5	I	47K	GND
12	B2	RST	I	47K	VDD
13	. C2	WAIT	I	47K	GND
14	Bl	ICLK	I	47K	SEENOTE
15	Cl	GRW*	0		NC
16	D2	GIO*	0		NC
17	Dl	GD15	I/O	47K	VDD
18	E 3	GD14	I/O	47K	GND
19	E2	GD13	I/O -	47K	VDD
20	B6	VSS	PWR		GND
21	F2	GD12	I/O	47K	GKD
22	F3	GD11	I/O	47K	VDD
23	G3	GD1-0	I/0	47K	GND
24	G1	GD09	I/0	47K	ADD
25	·G2	GD08	I/0	47K	GND
26	Fl	GD07	I/O	47K	VDD
27	C10	VDD	PWR	time and	VDD
28	H2	GD06	I/0	47K	GND
29	J1	GD05	I/O	47K	VDD
30	K1	GD04	1/0	47K	GND
31	J2	GD03	I/O	47K	VDD-
32	D11	VSS	PWR		GND
33	K2	GD02	I/O	47K	GND
34	KЗ	GD01	1/0	47K	VDD.
35	L2	GD00	1/0	47K	GND
36	LЗ	HA01	0		NC
37	K4	HA02	0		NC
38	L4	KAO3	0		ИС
39	- J5	HAO4	0		ИĊ
40	K5	HA05	o.		ИС
			0		
41	L5	MA06			NC
42	K6	MA07 URE 6A. STAT	O IC BURN-IN T		КC

PAGE

32

REV: --

S-311-P-721

43	16	HAOB	0		NC
	21 E1	VSS	PWR		GND
	27	HA09	0 .		NC
	. 7 . 7	HA10	0		NC
	26	HAll	0		NC
	28	HA12	0		NC
		HA13	0		NC
	41	VDD	PWR		VDD
	L10	HA14	0		NC
	K9	MA15	0		RC RC
	L11	HA16	0		NC NC
			0		
	K10	HA17	0		иС нС
	J10 K11	HA18 HA19	0		NC NC
	J11	VSS	PWR		GND
	H10	LDS	0		NC
	H11	UDS	0		NC
	F10	NEW	0		NC
	G10	BOOT	Ō		NC
	G11	PCLK	Ö		NC
	G9	HRW*	0		NC
	F9	HDOO	I/O	47K	VDD
	F11	MD01	I/O	47K	GND
	Ell	HD02	1/0	47K	VDD
	E10	HD03	1/0	47K	GND
	E9	MD04	I/O	47K	VDD
	J7	VSS	PWR		GND
	D10	MD05	I/O	47K	GND
	C11	HD06	I/O	47K	VDD
	B11	HD07 -	I/O	47K	GND
	L9	VDÐ	PWR		VDD
74	All	MD08	I/O	47K	YDD
	B10	KD09	I/O	47K	GND
	B9	MD10	1/0	47K	VDD
	A10	HD11	I/O	47K	GND
	A9	HD12	1/0	47K	VDD
	BS	HD13	1/0	47K	GND
	A8	HD14	1/0	47K	YDD
	Ll	VSS	PWR		GND
	B7	KD15	1/0	47K	GND
83	A7	GA00	0		NC
	C7	GA01	Ō		NC

NOTES: 1. VDD = 6.0 ! 0.5 VOLTS

2. APPLY A MINIMUM OF 10 ICLK PULSES AFTER POWER-UP PULSES ARE 50% DUTY CYCLE SQUARE WAVE, PERIOD > 5US AFTER INITIAL PULSES, ICLK IS LEFT HIGH

FIGURE 6A. STATIC BURN-IN TEST CIRCUIT (continued)

S-311-P-721 PAGE ³³ REV: --

QFP	PGA	PIN	PIN		LEVEL/
PIN #	PIN #	NAHE	FUNCT	RESIST.	SIGNAL
1	C6	GA02			
2	A6	TCLK	0 0	47K	VDD/2
3	A5	INTA		47K	VDD/2
4	B5	NHI	0	47K	VDD/2
S	C5	INTSUP	I I	47K	F12
6	A 4	VDD		47K	F13
7	B4	EII	PWR	N/A	VDD
8	A3	EI2	I I	47K	F11
9	A2	EI3	I	47K	F10
10	83	EI4	Ï	47K	F9
11	Al	EIS	I	47K	F9
12	B2	RST	I	47K	F9
13	C2	WAIT	Ī	47K	SEE NOTE 5
14	Bl	ICLK	Ī	47K	GND
15	Cl	GR₩*	Ō	47K	FO
16	DZ	GIO*	0	47K	VDD/2
17	Dl	GD15		47K	VDD/2
18	E3	GD14	I/O	47K	F1
19	£2	GD13	I/O	47K	F2
20	B6	VSS	I/O _	47K	F3
21	F2	GD12	PWR	N/A	GND
22	F3	GD11	<u>I</u> /O	47K	F4
23	G3	GD11	I/O	47K	FS
24	, G1	GD10	I/O	47K	F6
25	G2		I/O	47K	F7
26	₹1	GD08	1/0	47K	F8
27	C10	GD07	I/O	47K	F1
28	H2	VDD GD06	PWR	N/A	VDD
29	J1		1/0	47K	F2
30	K1	-GD05	I/O	47K	F3
31	3 2	GD04	I/O	47K	F4
32	D11	GD03	I/O	47K	·F5
33	K2	YSS	PWR	N/A	GND
34	K3	GD02	I/O	47K	F6
35		GD01	1/0	47K	F7
36		GD00	1/0	47K	F8
37	£3	HAO1	0	47K	YDD/2
38	K4 L4	RAOZ	0	47K	YDD/2
39		KA03	0	47K	VDD/2
40	J5	KA04	0	47K	VDD/2
41	K5	KA05	0	47K	VDD/2
42	£5	KA06	0	47K	VDD/2
43	- K6	KA07	0	47K	VDD/2
7.0	J6	ВСАН	<u>;</u> 0	47K	VDD/2

FIGURE 6B. DYNAMIC BURN-IN AND LIFE TEST CIRCUIT

			PWR	N/A	GND
44	El ,	VSS	0	47K	VDD/2
45	L7	HA09	0	47K	VDD/2
46	K7	HAIO	0	47K	VDD/2
47	L6	HAll HAl2	Ö	47K	VDD/2
48	L8	HA13	Ö	47K	VDD/2
49	K8	VDD	PWR	N/A	VDD
50	H1		0	47K	VDD/2
51	L10	HA14	ō	47K	VDD/2
52	K9	HA15	0	47K	VDD/2
53	Lll	KA16	0	47K	VDD/2
54	K10	HA17			
55	J10	HA18	0	47K	VDD/2
56	Kll	HA19	O PWR	47K N/A	'YDD/2 GKD
57	J11	YSS	0	47K	VDD/2
58	H10	LDS	0	478	VDD/2
59	H11	UDS	0	47K	VDD/2
60	F10	NEW	0	47K	VDD/2
61	G10	BOOT	0	47K	VDD/2
62	Gll	PCLK	0	47K	VDD/2
63	·G9	HRW*		47K	F1
64	F9	MDOO	I/O	47K	F2
65	F11	HD01	I/O		F2 F3
56	E11	HD02	1/0	47K	F4
67	E10	HD03	I/O	47K	
68	E9	MD04	1/0	47K	F5
69	J7	VSS -	PWR	N/A	GND
70	D10	MD05	I/O	47K	F6
71	C11	KD06	I/O	47K	F7
72	B11	HD07	1/0	47K	F8
73	L9	VDD	PWR	N/A	VDD
74	All	KD08	1/0	47K	F1
75	B1-0	HD09	I/O	47K	F2
76	B9	HD10	I/O	47K	F3
77	AlO	HD11	I/O	47K	F4
78	A9	HD12	I/O	47K	F5
79	B8	HD13	1/0	47K	. F6
80	84	MD14	I/O	47R	F 7
81	Ll	VSS	PWR	H/A	GND
82	B7	HD15	I/O	47K	F8
83	A7	GAOO	·O	47K	VDD/2
84	C7	GA01	0	47K	VDD/2
NOTES:	1. VDD	= 6.0 ± 0.5 Vo	LTS		

- NOTES: 1. VDD = 6.0 ± 0.5 VolTS 2. FO = 100KHZ, 50% DUTY CYCLE SQUARE WAVE
 - 3. F1 = F0/2, F2 = F1/2,....
 - 4. INPUT VOLTAGE LOW: VIL = -0.2V TO +0.4V
 - 5. INPUT VOLTAGE HIGH: VIH = 4.5V +/- 10%
 - 6. PULSE RST HIGH FOR 100US AFTER EVERY 2ND CYCLE OF F13
 - 7. FOR DYNAMIC LIFE TEST, VDD \geq 6.0 VOLTS

FIGURE 6B. DYNAMIC BURN-IN AND LIFE TEST CIRCUIT (continued)

S-311-P-721 PAGE 35 REV: --

QFP PIN#	PGA PIN #	PIN NAME	PIN FUNCT	RESIST.	LEVEL/ SIGNAL	
1	C6	GA02	0	47K	VDD	
2	A6	TCLK	Ö	47K	VDD	
3	A.S	INTA	Ō	47K	VDD	
4	BS	NHI	Ī	47K	GND	
5	C5	INTSUP	I	47K	VDD	
6	A4	DDV	PWR		VDD	
7	B4	EIl	I	47K	GND	
8	A3	EI2	I	47K	GND	
9	A2	EI3	I	47K	GND	
10	B3	EI4	I	47K	GND	
11	Al	EIS	I	47K	GND	
12	B2	RST	I	47K	VDD	
13	C2	WAIT	I	47K	GND	
14	Bl	ICLK	I	47K		NOTE 2)
15	Cl	GRW*	0	47K	GND	
16	DZ	GIO*	0	47K	GND	
17	Dl	GD15	I/O	47K	VDD	
18	E3	GD14	I/O	47K	GGV	
19	E2	GD13	I/O	47K	VDD	
20	86	VSS	PWR		GND	
21	F2	GD12	I/O	47K	VDD	
22	F3	GD11	I/O	47K	CDY	
23	G3	GD10	I/O	47K	VDD	
24	-G1	GD09	1/0	47K	VDD	
25	G2	GD08	I/O	47K	VDD	
26	F1	GD07	I/O	47K	VDD	İ
27	C10	VDD	PWR		VDD	
28	H2	GD06	I/O	47K	VDD	ĺ
29	J1	GDOS	I/0	47K	VDD	
30	K1	GD04	I/0	47K	DDV	ļ
31	J2	GD03	1/0	47K	VDD	[
32	D11	VSS	PWR		GKD	
33	K2	GD02	1/0	47K	DDV	1
34	K3	GD01	1/0	47K	VDD	
35 36	L2	GD00	I/O	47K	day	
	L3	HA01	0	47K	VDD	Ī
37	K4	KA02	0	47K	VDD	
38	L4	MA03	0	47K	DDY	1
39	JS	MAO4	0	47K	Day	
40	K5	HAO5	0	~ 47K	VDD	
41	LS	HA06	0 · ·	47K	DDA	į
42	K6	HA07	0	47K	DDA	

FIGURE 6C. STEADY STATE TOTAL DOSE IRRADIATION BIAS TEST CIRCUIT

S-311-P-721

43	J6	HA08	0	400	•••
44	El	VSS	PWR	47K	VDD GND
45	L7	MA09	0	47K	VDD
46	K7	HA10	0	47K	VDD
47	L6	HA11	0	47K	VDD
48	L8	HA12	0	47K	VDD
49	K8	MA13	O .	47K	VDD
50	Hl	VDD	PWR		VDD
51	LlO	HA14	0	47K	VDD
52	K9	MA15	0	47K	VDD
53	Lll	HA16	0	47K	VDD
54	KlO	HA17	0	47K	VDD
55	J10	HA18	0	47K	VDD
56	Kll	HA19	0	47K	YDD
57	J11	VSS	PWR		GND
58	HlO	LDS	0	47K	GND
59	H11	UDS	0	47K	GND
60	F10	NEW	0	-47K	GND
61	G10	BOOT	O	47K	GND
62	G11	PCLK	O	47K	VDD
63	G9	HRW*	O	47K	GND
64	F9	RD00	I/O	47K	VDD
65	F11	MD01	I/O-	47K	VDD
66	E11	HD02	I/O	47K	VDD
67	Elo	MD03	I/O	47K	VDD
68	E9	HD04	I/O	47K	YDD
69	J7	VSS	PWR		GND
70	D10	HD05	I/O	47K	VDD
71	C11	MD06	I/O	47K	VDD
72	B11	HD07	I/O	47K	VDD
73	L9	YDD	PWR		VDD
74	All	KD08	I/O	47K	VDD
75	B10	MD09	I/O	47K	VDD
76	B9	HD10	I/O	47K	VDD
77	Alo	HD11	I/O	47K	VDD
78	A9	HD12	I/O	47K	VDD
79	B8	HD13	I/O	47K	VDD
80	8A	HD14	I/O	47K	VDD
81	Ll	VSS	PWR		GND
82	B7	MD15	I/O	47K	VDD
83	A7	GAOO	o ·	47K	VDD
84	C7	GA01	0	47K	YDD
				- · · ·	

NOTES: 1. VDD = 5.5 + / - 0.5

2. APPLY A MINIMUM OF 10 ICLK PULSES AFTER POWER-UP PULSES ARE 50% DUTY CYCLE SQUARE WAVE, PERIOD > 5US AFTER INITIAL PULSES, ICLK IS LEFT HIGH

FIGURE 6C. STEADY STATE TOTAL DOSE IRRADIATION BIAS TEST CIRCUIT (continued)

S-311-P-721 PAGE 37 REV: --





FIGURE 7. AC DRIVE AND MEASUREMENT POINTS - CLK INPUT



NOTES:

- 1. NORMAL CYCLE: This waveform describes a normal PCLK cycle and a PCLK cycle with a Wait state.
- 2. EXTENDED CYCLE: This waveform describes a PCUX cycle for a USER memory access or an external ASIC Bus read cycle when the CYCEXT bit or ARCE bit is set.
- 3. EXTENDED CYCLE: This waveform describes a GIO cycle for an external ASIC Bus read when the ARCE bit is set.
- 4. An active HIGH signal on the RESET input is guaranteed to reset the processor if its duration is greater than or equal to 4 rising edges of ICUK plus % ICUK cycle setup and hold times. If the RESET input is active for less than four rising edges of ICUK, the processor will not reset.

FIGURE 8A. TIMING DIAGRAMS-CLOCK AND WAIT TIMING






FIGURE 8B. TIMING DIAGRAMS-TIMER/COUNTER TIMING



NOTES: 1. If both LDS and UDS are low, no memory access is taking place in the current cycle. This only occurs during streamed instructions that do not access memory.

2. During a streamed single cycle instruction, the Memory Data Bus is driven by the processor,

FIGURE 8C. TIMING DIAGRAMS-MEMORY BUS TIMING



NOTES: 1. GIO remains high for internal ASIC bus cycles.

- 2. GR/W goes low and GD is driven for all ASIC write cycles, including internal ones.
- 3. During non-ASIC write cycles, GD is not driven by the RTX 2010. Therefore, it is recommended that all GD pins be pulled to VCC or GND to minimize power supply current and noise.
- 4. 140B and 141B specifications are for Streamed Mode of operation only,

FIGURE 8D. TIMING DIAGRAMS-ASIC BUS TIMING

S-311-P-721 PAGE 40 REV: --




FIGURE 8E. TIMING DIAGRAMS-INTERRUPT TIMING: WITH INTERRUPT SUPPRESSION

NOTES: 1. Events in an interrupt sequence are as follows:

- e1. The Interrupt Controller samples the interrupt request inputs on the rising edge of PCUK. If NMI rises between e1 and the rising edge of PCUK prior to e5, the interrupt vector will be for NMI.
- e2, if any interrupt requests were sampled, the interrupt Controller issues an interrupt request to the core on the falling edge of PCLK.
- e3. The core samples the state of the interrupt requests from the Interrupt Controller on the falling edge of PCUX. If INTSUP is high, maskable interrupts will not be detected at this time.
- ex). When the core samples an interrupt request on the falling edge of PCLK, an Interrupt Acknowledge cycle will begin on the next rising edge of PCLK.
- e5. Following the detection of an interrupt request by the core, an Interrupt Acknowledge cycle begins. The interrupt vector will be based on the highest priority interrupt request active at this time.
- 2. 144 is only required to determine when the Interrupt Acknowledge cycle will occur,
- 3. Interrupt requests should be held active until the Interrupt Acknowledge cycle for that interrupt occurs.





FIGURE 8F. TIMING DIAGRAMS-INTERRUPT TIMING: WITH NO INTERRUPT SUPPRESSION

S-311-P-721

PAGE 41

REV: --



Notes:

- Events in an interrupt sequence are as follows:
 - el. The Interrupt Controller samples the Interrupt request inputs on the rising edge of PCLK. If NMI rises between el and the rising edge of PCLK prior to e5, the interrupt vector will be for NMI.
 - e2. If any interrupt requests were sampled, the Interrupt Controller issues an interrupt request to the core on the falling edge of PCLK.
 - e3. The core samples the state of the interrupt requests from the Interrupt Controller on the falling edge of PCLK. If INTSUP is high, maskable interrupts will not be detected at this time. e3 is not applicable to figures 8F and 8G herein.
 - e4. When the core samples an interrupt request on the falling edge of PCLK, an interrupt Acknowledge cycle will begin on the next rising edge of PCLK.
 - e5. Following the detection of an interrupt request by the core, an Interrupt Acknowledge cycle begins. The interrupt vector will be based on the highest priority interrupt request active at this time.
- 144 is only required to determine when the Interrupt Acknowledge cycle will occur
- Interrupt Requests should be held active until the Interrupt Acknowledge cycle for that interrupt occurs.

FIGURE 8G. TIMING DIAGRAMS-NON-MASKABLE INTERRUPT TIMING

ROTATIONS	
m-read	Read data (byte or word) from memory location addressed by contents of To Register into To Register.
m-write	Write contents (byte or word) of TET Register into memory location addressed by contents of TET Register.
g-read	Read data from the ASIC address (address field ggggg of instruction) into TO Register. A read of one of the on-chip peripheral registers can be done with a g-read command.
g-write	Write contents of PR Register to ASIC address (address field ggggg of instruction). A write to one of the on-chip peripheral registers can be done with a g-write command.
u-read	Read contents (word only) of User Space location (address field uuuuu of instruction) into [[12]] Register.
u-write	Write contents (word only) of TET Register into User Space location (address field uuuuu of instruction).
SWAP	Exchange contents of [12] and [12] registers
DUP	Copy contents of TO Register to NOTE Register, pushing previous contents of NOTE onto Stack Memory.
OVER	Copy contents of Total Register to Total Register, pushing original contents of Total Register and original contents of Total Register to Stack Memory.
DROP	Pop Parameter Stack, discarding original contents of Pop Register, leaving the original contents of Pop in Pop and the original contents of the top Stack Memory location in Pop
inv	Perform 1's complement on contents of FEE Register, if I bit in instruction is 1.
קס-עום	Perform appropriate code or ### ALU operation from Table 23 on contents of TOT and Table 24 on
shift	Perform appropriate shift operation (sees field of instruction) from Table 24 on contents of the and/or (Note registers.
ď	Push short literal d from ddddd field of instruction onto Parameter Stack (where ddddd contains the actual value of the short literal). The original contents of [199] are pushed into [1994], and the original contents of [1994] are pushed onto Stack Memory.
٥	Push long literal D from next sequential location in program memory onto Parameter Stack. The original contents of [10] are pushed into [10], and the original contents of [10] are pushed onto Stack Memory.
R	Perform a Return From Subroutine if bit = 1.

NOTE: All unused opcodes are reserved for future architectural enhancements,

TABLE 1A. INSTRUCTION CODES-INSTRUCTION SET SUMMARY

FUNCTION CODE	DEFINITION
99999	Address field for ASIC Bus locations
มของขอ	Address field for User Space memory locations
CCCC 888	ALU functions (see Table 23)
d dddd	Short literals (containing a value from 0 to 31)
. 5555	Shift Functions (see Table 24)

TABLE 1B. INSTRUCTION CODES-REGISTER BIT FIELDS (BY FUNCTION)

S-311-P-721 PAGE 43 REV: --


TABLE 1C. INSTRUCTION CODES-RTX2010 I AND PC ACCESS OPERATIONS*

						IN	ST	RU	сп	01	100	200	Ξ						OPERATION
	15	14	13	12		11	10	9	8		7	6	5	4	3	2	1	0	
Γ	1	0	1	1		0	၁	0	0		1	0	R	0	1	1	0	1	Select TTT
	1	0	1	1		0	0	0	0		0	0	R	0	1	1	0	1	Select ETT
	1	0	1	1		0	0	0	o		1	0	R	1	0	0	0	0	Se: SOFTINT
	1	0	1	1	•	0	0	0	0		0	0	R	1	0	0	0	0	Clear SOFTINT

TABLE 1D. INSTRUCTION CODES-RESERVED I/O OPCODES

S-311-P-721 PAGE 44 REV: --


[&]quot; See the RTX Programmer's Reference Manual for a complete listing of typical software functions.



OPERATION

Call word address
aaaa aaaa aaaa aaa0, in the page
indicated by This address is
produced when the processor
performs a left shift on the address in
the instruction code.

TABLE 1E. INSTRUCTION CODES-SUBROUTINE CALL INSTRUCTIONS



Subroutine Return Bit*
(Bit 5, R = 0: No returnR = 1: Return)

TABLE 1F. INSTRUCTION CODES-SUBROUTINE RETURN

_				·		INS	STF	UCT	пои	co	DE						OPERATION
	15	14	13	12	11	10	8	8	7	6	5	4	3	2	1	0	
	1	0	0	0	0	ь	ь	a	8	8	٤	a	8	e	æ	e	DROP and branch if TOP = 0
	1	0	0	0	1	ь	ь	8	8	a	a	a	8	2	8	8	Branch If TOE = 0
	1	0	0	1	0	ь	b	a	8	8	8	a	8	æ	8	8	Unconditional branch
	1	0	٥	1	1	ь	ь	8	8	8	æ	8	8	e	a	a	Branch and decrement [] if [] + 0;
Branch Address	, -										}						Pop [] if [] = 0

^{*} See the Programmer's Reference Manual for further information regarding the branch address field.

TABLE 1G. INSTRUCTION CODES-BRANCH INSTRUCTIONS

Does not apply to Subroutine Call or Branch Instructions, A Subroutine Return can be combined with any other instruction (as implied here by hyphens).

					IN	s:	TRI	UC	TIO	N	co	DE								OPERAT	TON
15	14	13	12	11	10)	9	8		7	6	5	4	3		2	1	0)	(1ST CYCLE)	(2ND CYCLE)
1	0	1	1	0	0	-	0	i		0	0	R	0	0		0	0	Q	1	g-read DROP	inv
- 1	0	1	1	1	1		1	i		٥	0	R	Q	0		Q	0	Q	١.	g-read	Inv
1	0	1	1	С	С		С	С		0	0	R	o	Q		0	0	Q	1	g-read OVER	qo-uls
1	0	1	1	0	0		0	i		1	c	R	Q	0		Q	Q	Ç)	DUP g-write	inv
1	0	1	1	1	1		1	i		1	0	R	0	0		Ç	C	Ç)	g-write	inv
1	0	1	1	С	С	;	С	С		1	0	R	O	g	1	0	0	c)	g-reed SWAP	elu-op

TABLE 1H. INSTRUCTION CODES-REGISTER AND I/O ACCESS INSTRUCTIONS

					IN	STF	וטטו	поп	co	DE						OPERATION
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	(1ST CYCLE) (2ND CYCLE
1	0	1	1	0	0	0	ı	0	1	R	đ	ď	d	đ	d	d DROP inv
1	0	1	1	1	1	1	i	0	1	R	ď	d	ď	ď	ď	d inv
1	0	1	1	С	С	c	С	٥	1	R	đ	đ	ď	ď	ď	d OVER stu-op
1	၁	1	1	7	1	1	i	1	1	R	đ	ď	đ	ď	đ	d SWAP DROP inv
1	o	1	1	c	С	c	c	1	1	R	ď	đ	ď	đ	ď	d SWAP glu-op

TABLE 11. INSTRUCTION CODES-SHORT LITERAL INSTRUCTIONS

						INS	STF	เบต	OUT	V (ေ	DΞ					-		OPERATION
1:	- 5 1	4	13	12	11	10	9	8		7	6	5	4	3	2	1	0	(1STCYCLE)	(SND CACTE)
1		1	0	1	 0	0	0	i	()	0	R	0	0	0	0	0	D SWAP	inv
1		1	0	1	1	1	1	i	()	0	R	0	0	0	0	0	D SWAP	SWAP inv
1	•	1	0	1	С	С	С	С	C)	0	R	0	٥	0	0	0	D SWAP	SWAP OVER alu-op
1		1	0	1	1	1	1	I	1	•	0	R	0	٥	0	0	0	D SWAP	DROP inv
1		1	0	1	 c	С	С	С	. 1	1	0	ล	0	٥	0	0	0	D SWAP	a:u~op

TABLE 1J. INSTRUCTION CODES-LONG LITERAL INSTRUCTIONS

S-311-P-721			
3-311 - P-721	PAGE	46	REV:

					ıN	ıs	TRI	UCTI	ION	co	DE							OPERATI	ОИ
																		(1ST CYCLE)	(2ND CYCLE)
15	14	13	12	1	1	0	9	8	7	6	5	4	3	2	1	0			
1	1	1	s	0	C)	0	ı	0	0	R	0	0	0	0	0		m-read SWAP	inv
1	1	1	s	1	1	į	1	i	0	0	R	0	0	0	0	0		m-read SWAP	SWAP inv
1	1	1	s	c	c	:	c	С	٥	0	R	0	0	0	0	0		m-read SWAP	SWAP OVER alu-op
1	1	1	s	С	()	٥	Þ	0	1	R	0	0	0	0	0		(SWAP DROP) DUP m-read SWAP	907
1	1	1	s	1		i	1	Þ	0	1	R	d	ď	ď	d	đ		(SWAP DROP) m-read d	KOP
1	1	1	s	a	<u>.</u>	a	a	Đ	0	1	R	đ	đ	đ	đ	d		(SWAP DROP! DUP m-reed	NOP
1	1	1	s	() (0	0	i	1	0	R	0	0	О	0	0	,	OVER SWAP m-write	inv
1	. 1	1	s		ı	1	1	i	1	٥	ล	0	0	٥	0	С	,	OVER SWAP m-write	DROP inv
1	1	1	5	(=	c	С	С	1	0	R	0	0	0	0	•	,	m-read SWAP	elu-op
1	1	1	s	٠ ;)	၁	၁	Þ	_ 1	1	R	0	0	0	C	· C		(OVER SWAP) SWAP OVER m-write	NOP
1	1	. 1	s		1	1	1	P	1	1	R	d	٠ .	d	c	1 0	.	(OVER SWAP) m-write d	чор
1	1	1 1	s		e	а	a	Þ	1	1	ล	đ	c	4	•	5 c	đ	(OVER SWAP) SWAP OVER m-write d SWAP alu-op	407
l(s = l(s =				•				-			1	SWA	= 0), & Di	SOF	?) c		either		

Note: SWAP d SWAP = d ROT

TABLE 1K. INSTRUCTION CODES-MEMORY ACCESS INSTRUCTIONS

							15	\S	TR	יטט	поп	CO	DE						OPERA	אסוד
15	5	14	1:	1	2	11	1	0	9	8	7	6	5	4	3	2	1	0	(1ST CYCLE)	(2ND CYCLE)
1		1	0	()	0	()	0	l	0	0	R	u	u	u	u	u	u-read SWAP	înv
1		1	0	.()	1	1	i	1	i	0	0	·R	U	u	u	u	u	u-read SWAP	SWAP inv
1		1	0	()	С	(5	С	С	0	၁	R	u	u	u	น	u	u-read SWAP	SWAP OVER alu-op
1		1	C	()	0	()	0	I	1	0	R	u	u	u	u	u	DUP u-write	inv
1		1	C	()	1		i	1	ı	1	٥	R	ů.	u	u	. ù	u	DUP u-write	DROP inv
1		1	C	()	С	•	=	С	С	1	-0	R	u	u	u	u	u	u-read SWAP	elu-op

TABLE 1L. INSTRUCTION CODES-USER SPACE INSTRUCTIONS

INSTRUCTION CODE

OPERATION

 								•••					 				
15	14	13	12	11	10	9	8	-	7	6	5	4	 3	2	1	0	
1	0	1	0	o	0	0	i		0	0	R	0	s	s	s	s	
1	0	1	0	1	1	1	1		0	0	R	0	s	s	8	s	
1	0	1	0	c	С	С	С		0	0	R	0	s	s	s	s	
1	٥	1	0	0	0	0	ı		0	1	R	0	s	s	s	s	
1	0	1	0	1	1	1	i		၁	1	R	0	s	s	s	s	
1	0	1	0	С	c	С	С		0	1	R	0	\$	s	s	s	
1	0	1	0	0	0	0	i		1	0	R	٥	s	s	s	s	
1	0	1	0	1	1	1	i		1	0	R	0	s	s	s	s	
1	0	1	٥	С	С	c	c		1	0	R	0	s	s	s	s	
1	0	1	0	0	0	0	i		1	1	R	0	s	s	s	s	
1	0	1	0	1	1	1	i		1	1	R	0	ε	s	s	s	
1	0	1	0	c	С	c	c		1	1	R	0	s	s	s	s	
 													 	_			

	
(1ST CYCLE)	(2ND CYCLE)
	inv shift
DROP DUP	Inv shift
OVER SWAP	alu-op shift
SWAP DROP	inv shift
DROP	inv shift
	elu-op shift
SWAP DROP DUP	inv shift
SWAP	inv shift
SWAP OVER	alu-op shift
DUP	Inv shift
OVER	inv shift
OVER OVER	alu-op shift

TABLE 1M. INSTRUCTION CODES-ALU FUNCTION INSTRUCTIONS

INSTRUCTION CODE

15 14 13 12	11 10	9	8	7	6	5	4	3	2	1	0
1010		-	-	-	-	-	1	-	-	-	-

OPERATION

(See the Programmer's Reference Manual)

* These instructions perform multi-step math functions such as multiplication, division and equare root functions. Use of either the Streamed instruction mode or masking of interrupts is recommended to avoid erroneous results when performing Step Math operations. The following is a summary of these operations:

Unsigned Division:

Load dividend into TOP and NEXT

Load divisor into Min

Execute single step form of D2* instruction 1 time

Execute opcode A41A 1 time

Execute opcode A45A 14 times

Execute opcode A4S8 1 time

The quotient is in NEG , the remainder in TOP

Square Root Operations:

Load value into TOP and TIPE

EB otni HCCOB bsol

Load 0 into [[1]

Execute single step form of 02" instruction 1 time

Execute opcode A51A 1 time

Execute opcode ASSA 14 times

Execute opcode A558 1 time

The root is in NET , the remainder in TOP

48

TABLE 1N. INSTRUCTION CODES-STEP MATH* FUNCTIONS

S-311-P-721

PAGE

REV: --

eccc	888	FUNCTION
0010	∞1	AND
0011		NOR
0100	010	SWAP -
0101		SWAP - c With Borrow
0110	011	OR
0111		NAND
1000	100	+
1001		+c With Carry
1010	101	XOR
1011		XNOR
1100	110	-
1101		-c With Borrow

INSTRUCTION CODES-ALU LOGIC FUNCTIONS/OPCODES TABLE 10.

SHIFT			STATUS	ចេ	REGIST	ER	গ্ৰহ	Ö REGIST	ER
2222	NAME	FUNCTION	OF C	T15	Tn	To	N15	Nn	No
0000		No Shift	CY	Z15	Zn	zo	TN15	TNn	THO
0001	0<	Sign extend	CY	Z15	Z15	Z15	TN15	TNn	CNT
0010	2*	Arithmetic Left Shift	Z15	Z14	Zn-1	0	TN15	TNn	TNO
0011	2°c	Rotate Left	Z15	Z14	Zn-1	CY '	TN15	TNn	TNO
0100	cU2/	Right Shift Out of Carry	0	CY	Zn+1	Z1	TN15	TNn	TNO
0101	c2/	Rotate Right Through Carry	zo	CY	Zn+1	Z1	TN15	TNn	TNO
0110	U2/	Logical Right Shift	0	0	Zn+1	Z1	TN15	TNn	TNO
0111	2/	Arithmetic Right Shift	Z15	Z15	Zn+1	Z1	1א15	TNn	TNO
1000	N2*	Lett Shift of 131	CY	Z15	Zn	zo	TN14	TNn-1	0
1001	N2*c	Rotate NEXT Left	CY	Z15	Zn	zo	TN14	TNn-1	CY
1010	D2*	32-bit Left Shift	Z15	Z14	Zn-1	TN15	TN14	TNn-1	0
1011	D2°c	32-bit Rotate Left	Z15	Z14	Zn-1	TN15	TN14	TNn-1	CY
1100	-cUD2/	32-bit Right Shift Out of Carry	0	CY	Zn+1	Z1 -	Z0	TNn+1	TH1
‡ 1101	cD2/	32-bit Rotate Right Through Carry	TNO	CY	Zn+1	Z1	Zo	TNn+1	TN1
1110	UD2/	32-bit Logical Right Shift	0	0	Zn+1	Z1	zo	TNn+1	TN1
1111	D2/	32-bit Right Shift	Z15	Z15	Zn+1	Z1	zo	TNn+1	TNI

‡ See the Programmer's Reference Manual

Where:T15 -Most significant bit of T12

Tn -Typical bit of [10]2
TO -Least significant bit of [10]2

N15 -Most significant bit of

Nn -Typical bit of [13]
NO -Least significant bit of [13]

C -Carry bit
CY -Carry bit before operation

Zn -ALU output

Z15 -Most significant bit 15 of ALU output

The -Original value of typical bit of [131]

INSTRUCTION CODES-SHIFT FUNCTIONS TABLE 1P.

S-311-P-721 PAGE 49 REV: --

_	~~~	-	$\overline{}$	٠	•

1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	1 1 1 1 1 1				0		7 0 0		5 R R			2		1	\dashv	
1 0 1 0 1 0 1 0) 1) 1) 1	1	1 1 1 1	0	0 0	0	0	ı	o				1	0		_	1	
1 0 1 0 1 0) 1) 1) 1	1	1 1 1	0	0	0	0		_	0	R	_				U	0	Forth 0 =
1 0 1 0 1 0) 1) 1	1	1	0	0)	0			O	1	0) 1	٥	1	Double Shift Right Arithmetic
1 0) 1	1	1			0			U	0	R	0	1	0)	1	٥	Double Shift Right Logical
1 0) 1		-	Ō	O		0	1	0	0	R	0	1	1		0	0	Clear MAC Accumulator
		1			~	0	C)	0	0	R	0	1	1		1	0	Double Shift Left Logical
٦ ,	, .		1	0	Ō	O	C)	0	0	R	0	1	1		1	1	Floating Point Normalize
1 0	,	1	1	Ó	0	C	€)	0	0	R	1	0	C)	0	1	Shift MAC Output Regs Right
1 0		1	1	0	0	C	· C)	0	0	R	1	0	C)	1	٥	Streamed MAC Between Stack and Memory
1 0	٠	1	1	0	-0	C	•)	1	0	ล	1	0	C)	1	·o	Streamed MAC Between ASIC Bus and Memory
1 0)	1	1	Ó	0	•	0)	٠O	0	R	1	0	()	1	1	Mixed Mode Multiply
1 7	0	1	1	0	C	(0)	1	0	·R	1	0	, •	1	1	0	Unsigned Multiply
1 (0	1	1	c	· c	() ()	1	0	R	1	-0	, .	1	1	1	Signed Multiply
1 0	0	1	1	·C) () -() (0	0	0	R	1	C)	1	0	0	Signed Mpy and Subtract from Accumulator
1 0	0	1	1	c	•	•) (0	0	0	R	1	C)	1	0	1	Mixed Mode Multiply Accumulate
1 4	0	1	1	C) () (o (0	0	0	R	1	C)	1	1	0	Unsigned Multiply Accumulate
1 1	0	1	1	() () -	٠ د	0	0	0	R	1	C) ·	1	1	1	Signed Multiply Accumulate
1 .	0	1	1	•		•	1	0	0	0	R	. 1	C)	0	1	0	Load MXR Register
1	0	1	1		١ .	i	1	0	0	•0	R	1	()	1	1	0	Lozd MLR Register
1	0	1	1		•	i	1	0	0	·C	F	1	(0	1	1	1	Load MHR Register
1	0	1	1	•	1	1	1	0	1	c	F	1	(0	Ö	1	0	Store MXR Register
1	0	1	1		1	1	1	0	1) F	1	(0	1	1	Ō	Store MLR Register
1	0	1	1		1	1	1	0	1	•) F	1	,	0	1	1	. 1	Store MHR Register

TABLE 1Q. INSTRUCTION CODES-MAC/BARREL SHIFTER/LZD INSTRUCTIONS

S-311-P-721 PAGE 50 REV: --

TABLE 2A. ELECTRICAL PERFORMANCE CHARACTERISTICS

Parameter .	Symbol	Conditions $-55^{\circ}C \leq T_{c} \leq +125^{\circ}C$		Group A Sub-	Lim	iu	Unit
•		V _{CC} = 4.5 V and 5.5 V, Unless otherwise specified		groups	Min	Max	
Logical One Input Voltage	Ypt	V _{cc} = 5.5 V		1. 2. 3	V _{cc} x0.7		V
Logiczł Zero Input Voltege	V _E	V _{cc} = 4.5 V		1, 2, 3		8.0	V
High Output	V _{oki}	$V_{cc} = 4.5 \text{ V. } I_{oH} = -4.0 \text{ mA}$		1. 2. 3	3.5		V
Voltzge	VOH2	V _{CC} = 4.5 V. I _{OH} = -100 μA			V _{cc} -0.4		j
Low Output Voltage	Vol	V _{cc} = 4.5 V, I _{oL} = 4.0 mA		1. 2. 3		0.4	V
Input Leekege Current	I.	$V_{cc} = 5.5 \text{ V. } V_t = V_{cc} \text{ or GND}$	TC = +25°C TC = -55°C	1. 2. 3	-1	1	μA
		·	TC = +125°C		-5	5	μA
I/O Leakege Current	I to	$V_{cc} = 5.5 \text{ V. } V_o = V_{cc} \text{ or GND}$	_	1, 2, 3	-10	10	μA
Standby Power Supply Current	I ^{co} .	V ₁ = V _{cc} or GND, 1/	TC = +25°C TC = -55°C	. 1.2.3		500	μA
		10/	TC = +125°C			2.5	mA
Operating Power Supply Current	Icor	$V_i = V_{cc}$ or GND, $f_{cc.k} = 1$ MHz, Unloaded ($I_0 = 0$ mA). 2/	Outputs	1. 2. 3		35	mA
Input Capacitance	C,	$V_{cc} = Open, f = 1 MHz, T_c = +2$	s•c	IJ	10 TYPIC	CAL ·	pF
I/O Capacitance	Cro	$V_{cc} = Open, f = 1 MHz, T_c = +2$	5°C	¥	10 TYPIC	CAL	PF
Functional Test	F _T	See 4.3.1 herein.		7.8A.8B		1	i _v

See footnotes at end of table.

PAGE 51

REV: --

TABLE 2A. ELECTRICAL PERFORMANCE CHARACTERISTICS (continued)

-55°C \(\leq T_c \leq +125°C\), \(V_c = 4.5\) \(V_t = 4.0\) \(V_t = 0.4\) \(V_c = 50\) \(P_t = 5	9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11	62 24 24 5	Mex	ns ns
	9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11	24		ns
External Clock/Timer Input	9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11	24		ns
External Clock/Timer Input	9. 10. 11 9. 10. 11 9. 10. 11	24	1	<u> </u>
Externel Clock/Timer Input	9, 10, 11	S	1	ลร
Externel Clock/Timer Input	9, 10, 11	1		
Externel Clock/Timer Input		1-		ns
Externel Clock/Timer Input	9 10 11	5		r.s
	17.10.11	1,24	1	ns
	9, 10, 11	20		r.s
·	9. 10. 11	15		r.s
TIMING - RESPONSES				
	9. 10. 11	5	35	ns
41	9. 10. 11	55		ns
	9, 10, 11	55		ns
	9, 10, 11	5	35	r.s
ন. য	9, 10, 11	55		r.s
	9. 10. 11	55	1	ns
	9, 10, 1	1	36	Es
	9. 10. 1	1	35	r.s
EQUIREMENTS				
Read Cycle	9, 10, 1	1 25		E.S
	9, 10, 1	1 4	1	ns
LESPONSES				
	9, 10, 1	1	62	n
	EQUIREMENTS	9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 1 9, 10, 1	9, 10, 11 5 9, 10, 11 55 9, 10, 11 55 9, 10, 11 55 9, 10, 11 55 9, 10, 11 55 9, 10, 11 55 9, 10, 11 55 9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11 25 9, 10, 11 4 EESPONSES	9, 10, 11 5 35 9, 10, 11 55 9, 10, 11 55 9, 10, 11 5 35 9, 10, 11 5 35 9, 10, 11 55 9, 10, 11 55 9, 10, 11 36 9, 10, 11 35 Read Cycle 9, 10, 11 25 10, 12 14 11, 12 15 12, 12 14 13, 14 15 15 14, 15 16, 16 16 16 16 16 16 15, 16 17 18 18 18 18 16, 16 17 18 18 18 17, 17 18 18 18 18 18, 10, 11 4 18, 10, 11 4 18, 10, 11 4 19, 10, 11 4 10, 11 12 10, 11 13 10, 11 14 10, 12 18 18 18 10, 12 18 18 11, 12 18 18 12, 13 18 13, 14 18 18 14, 15 18 15, 16 18 16, 16 18 17, 17 18 18, 18 18 18, 18 18 18, 18 18 18, 18 18 18, 18 18 18, 18 18 18, 18 18 18, 18 18 18, 18 18 18, 18 18 18, 18 18 18, 18 18 18,

See footnotes at end of text.

TABLE 2A. ELECTRICAL PERFORMANCE CHARACTERISTICS (continued)

Parameter	Symbol	Conditions $-55^{\circ}C \le T_{c} \le +125^{\circ}C, V_{cc} = 4.5 \text{ V and } 5.5 \text{ V},$	Group A Sub-	Limi	ឋ	Uni
		V _M = 4.0 V, V _m = 0.4 V, C _L = 50 pF, Unless otherwise specified	groups	Min	Max	
PCLK to MR/W. UDS, LDS, NEW, and BOOT Valid	t ₂ ,	Ø.	9, 10, 11		50	ns
MR/W, UDS, LDS, NEW and BOOT Hold Time	ī,31	हा	9, 10, 11	20	•••	ns
PCLK to MD Valid	t ₃₂	Write Cycle	9, 10, 11		20	ns
MD Hold Time	t ₃₃	Write Cycle, 5/	9, 10, 11	20		ns
MD Enable Time	t _×	Write Cycle	8/	-3		ns
PCLK to MD Disable Time	t ₃₅	Write Cycle, &	\8/		60	r.s
ASIC BUS and INTER	RUPT TIM	ING - REQUIREMENTS				
GD Read Setup to PCLK	1 ₄₀ ,	Read Cycle (not Streamed)	9, 10, 11	55		ns
	[40E	Streemed Mode	9, 10, 11	28		ns
GD Read Setup to GIO	C _{41A}	Read Cycle (not Streamed)	9, 10, 11	60		ns
	t _{en}	Streemed Mode	9, 10, 11	33		ns
GD Read Hold from	t ₄₂	Read Cycle	9, 10, 11	- 0		ns
GD Read Hold from PCLK	t ₄₃		9, 10, 11	0		ns
ELNMI Setup Time	t ₄₄	INT/NMI Cycle	9, 10, 11	40		n.s
INTSUP Setup Time	tec		9, 10, 11	22		n
INTSUP Hold Time	t ₄₇		9, 10, 11	∮o		n
ASIC BUS and INTE	RRUPT TI	MING - RESPONSES	•			
PCLK High to GIO Low	t _{at}	<u>द</u> ्	9, 10, 11	52		r
GIO Low Time	t ₄ ,	4.9	9, 10, 11	52		n

See footnotes at end of table.

TABLE 2A. ELECTRICAL PERFORMANCE CHARACTERISTICS (continued)

Parameter	Symbol	Conditions $.55^{\circ}C < T_{.} < +125^{\circ}C$, $V_{} = 4.5$ V and 5.5 V,	Group A Sub-	Lim	iu	Unit
		-55°C \leq T _c \leq +125°C, V _{cc} = 4.5 V and 5.5 V, V _E = 4.0 V, V _E = 0.4 V, C _L = 50 pF, Unless otherwise specified	groups	Min	Max	
ICLK High to GIO	C ₅₀		9, 10, 11		43	ns
ICLK High to GIO High	t _{s1}		9, 10, 11		40	ns
PCLK to GA Valid	t ₅₂	R	9, 10, 11		49	ns
GIO to GA Hold	t _{s4}	e e	9, 10, 11	12	•••	ns
PCLK to GR/W	C ₅₆	<u>র</u>	9. 10. 11		50	ns
GIO to GR/W Hold	t ₅₄	ଧ	9, 10, 11	15		ns
GD Enable Time	tei	Write Cycle	8/	-7		n.s
GD Valid Time	t _{es}		9, 10, 11		16	ns
GIO to GD Hold	t ₄₃	Write Cycle, 6/	9, 10, 11	12		ns
GIO to GD Disable	t _{es}	Write Cycle, 6/	E J		60	ns
PCLK to INTA High Time	t _{e7}	INTA Cycle	9, 10, 11		25	. Us
INTA Hold Time	t _{es}		9, 10, 11	0		ns
GIO High Time	1 t.,	4.9	9, 10, 11	52		ns

^{1/} Typical I_{CCSB} : 10 AA. The RTX 2010RH is a static SOS CMOS part. Therefore $I_{CCSB} > 0$ is due to leakage currents.

2/ Operating supply current is proportional to frequency.

4/ Tested with $t_1 = t_{1(min)}$. For $t_1 > t_{1(min)}$, add $t_1 - t_{1(min)}$ to this parameter.

6/ Tested with t_1 at specified minimum and $t_2 = 0.5 \times t_1$. For $t_2 > 0.5 \times t_{1(min)}$, add $t_3 = (0.5 \times t_{1(min)})$ to this parameter.

8/ Output enable and disable times are characterized and guaranteed, but not 100% tested or sampled.

2/ If ARCE bit is set, add 1 x t_{1(min)} to this parameter for external ASIC Bus Read Cycles.

10/ Measurement is made with the RAM sense AMPs disabled.

^{3/} All measurements referenced to device GND. The values provided represent typical measurements only. This parameter is neither characterized, tested, sampled, or guaranteed.

^{5/} If CYCEXT and/or ARCE bit is set, add 1 x t_{1(min)} to this parameter for USER memory access (CYCEXT case), or external ASIC Bus read (ARCE case).

TABLE 2B. ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 test	requirements	Subgroups (per method 5005, table I)					
Initial electrical pa	rameters	1, 7, 9					
Interim and Post Burn-in	electrical parameters	1*,7*,9,(Deltas)*					
Final electrical par	ameters ##	2, 3, 8A, 8B, 10, 11					
Group A electrical	parameters	1, 2, 3, 7, 8A, 8B, 9, 10, 11					
	B5	1, 2, 3, 7, 8A, 8B, 9, 10, 11					
Group B electrical parameters	Others	1, 7					
Group D electrical	parameters	1, 7					
Group E2 electrica	l parameters	1, 7, 9					

Notes:

- * PDA applies to subgroups 1, 7 and deltas (see TABLE 5 herein).
- ** Per MIL-STD-883, Method 5004, paragraph 3.5.2, tests conducted during fostBurn-in electrical measurements (i.e., subgroups 1, 7 and 9) need not be repeated during Final electrical measurements.

TABLE 3. GROUP B INSPECTION SMALL LOT SAMPLING PLAN $\underline{1}/$

	MIL-	STD-883	LOT SIZE	QUANTITY	(ACC NO) OR L	<u> </u>
TEST	METHOD	CONDITION	O-50	51-100	101-200	>200 9/
Subgroup 1 a. Physical Dimension 2/	2016		1(0)	1(0)	2(0)	2(0)
b. Internal Water- vapor Content 3/	1018	5,000 ppm maximum water content at 100°C	1(0)	1(0)	2(0)	3(0)
Subgroup 2 a. Resistance to Solvents	2015		2(0) 4/	2(0) 4/	4(0)	4(0)
b. Internal Visual and Mechanical	2013. 2014		1(0)	1(0)	1(0)	2(0)
c. Bond Strength # Devices # Bond Pulls	2011	Test Condition C & D	1 5/	1 5 <i>J</i>	1 5 <i>J</i>	3 LTPD=10
d. Die Shear	2027 se	e 4.2a(3) herein.	1(0)	1(0)	1(0)	3(0)
Subgroup 3 a. Solderability # Devices # Bond Pulls	2003 or 2022		1 5/	2 5 <i>J</i>	3 LTPD=10	3 LTPD=10
Subgroup 4 a. Lead Integrity	2004	Test condition B2	1(0) <u>6</u> /	2(0) <u>6</u> /	2(0) <u>6</u> J	10/
b. Seal 1. Fine 2. Gross	1014					
c. Lid Torque					00(0)	77(1)
Subgroup 5			8(0)	15(0)	20(0)	''(')
a. End-Point Elect. Parameters		See TABLE 2B herein.				
b. Steady StateLife	1005	See Figure $6\mathcal{B}$ herein.				
c. End-Point Elect. Parameters		See TABLE 2B herein.				25(1)
Subgroup 6			3(0)	3(0)	5(0)	23(1)
a. End-Point Elect. Parameters		See TABLE 2B herein.			•	
b. Temp Cycling	1010	Cond. C. 100 cycles				

PAGE 56

REV: --

TABLE 3. GROUP B INSPECTION SMALL LOT SAMPLING PLAN (CONT.) 1/

	MIL-S		STD-883	LOT SIZ	LOT SIZE/QUANTITY (ACC NO) OR LTPD			
	TEST	METHOD	CONDITION	O-50	51-100	101-200	>200 9	
c.	Constant Acceler.	2001	Cond. D. Y1 orient					
d.	Seal 1. Fine 2. Gross	1014						
e.	End-Point Elect. Parameters		See TABLE 2B herei	n. 				
	oup 7 End-Point Elect. Parameters		Group A and delta limits in accordance with method 3015	<u>8</u> /	<u>&</u> /	<u>8</u> √	15(0) &/	
ъ.	Electrostatic Discharge	3015						
c.	End-Point Elect. Parameters		Group A and delta limits in accordance with method 3015					
тот	TAL # OF GOOD DEVIC	CES REQUIRED	•	12 (a) 11 (b)	19 (a) 18 (b)	27 (a) 25 (b)	102(a) 99 (b)	

NOTES:

(a) = Frit seal (b) = Other seal

- 1/ The notes of table IIa, MIL-STD-883, method 5005 shall apply in addition to the notes specified herein. This table is used for reference to sampling plan only. The actual tests and subgroups required to be inspected shall be in accordance with the latest revision of table IIa, MIL-STD-883, method 5005.
- 2/ Units may be selected at any time after device sealing operation and in the final lead finish. Rejects may be used for these subgroup tests.
- 3/ Units may be selected at any time after burn-in and need not be branded.
- 4/ Resistance to solvent testing shall consist of subjecting 1 unit to solvent C and 1 unit to solvent D only.
- 5/ All wires or leads (as applicable) shall be tested for packages with lead counts ≤ 22 . For pack ages with lead counts ≥ 23 , the number of wires or leads shall be based upon an LTPD of 10.
- 6/ 3 leads per device shall be sampled.

- TABLE 3. GROUP B INSPECTION SMALL LOT SAMPLING PLAN (CONT.)
- Subgroup B-6 is nondestructive based on Harris test results of this subgroup per MIL-M-38510. However, this subgroup is considered to be destructive by Goddard Space Flight Center (GSFC) Parts Branch. Any devices used for this subgroup shall not be used as deliverable against the flight quantities (see paragraph 4.6.2 herein).
- 8/ Subgroup 7 is performed for initial qualification and product redesign as a minimum. Sample size will be 3(0) with repeat for cumulative effects 15(0). Per MIL-STD-883, Revision D, Subgroup 7 has been deleted for Table IIa. The requirements for ESD shall be as specified in MIL-M-38510.
- 9/ The > 200 column sample sizes are based on those currently specified in method 5005.
- 10/ LTPD = 5 based on the number of leads, 3 devices minimum.

TABLE 4. GROUP D INSPECTION SMALL LOT SAMPLING PLAN $\underline{1}/$

		MIL-STD-883		LOT SIZ	LOT SIZE/QUANTITY (ACC NO) OR LTPD			
	TEST	METHOD	CONDITION	O-50	51-100	101-200	>200 3/	
Subero	oup 1 Physical Dimension 2/	2016		3(0)	3(0)	5(0)	15(0)	
Suber	Lead Integrity 5/ # Devices # Leads	2004		1 5(0)	2 10(0)	3 15(0)	3 LTPD = 5	
b.	Seal 1. Fine 2. Gross	1014		1(0)	2(0)	3(0)	15(0)	
Suber	oup 3 q / Thermal Shock	1011	Per applicable	3(0)	3(0)	5(0)	25(1)	
ъ.	Temperature Cycling	1010						
¢.	Moisture Resistance	1004						
đ.	Visual Examination	1004, 1010						
e.	Seal 1. Fine 2. Gross	1014						
f.	End-Point Elect. Parameters		See TABLE 2B here	in.				
	roup 4 Mechanical Shock	2002		3(0)	3(0)	5(0)	25(1)	
ъ.	Vibration, Variable Frequency	2007						
¢.	Constant Acceleration	2001						
đ.	Seal 1. Fine 2. Gross	1014						
c.	Visual Examination	1010 or 1011						
f.	End-Point Elect. Parameters		See TABLE 2B here	ein.				

PAGE 59

TABLE 4. GROUP D INSPECTION SMALL LOT SAMPLING PLAN (CONT.) 1/2

	MIL-STD-883		LOT SIZ	LOT SIZE/QUANTITY (ACC NO) OR LTPD			
TEST	METHOD	CONDITION	O-50	51-100	101-200	>200 2	
Subgroup 5 a. Salt Atmosphere	1009		3(0)	3(0)	5(0)	15(0)	
b. Seal 1. Fine 2. Gross	1014						
c. Visual Examination	1009	Visual criteria only					
Subgroup 6 a. Internal Water- vapor Content	1018	5.000 ppm maximum water content at 100°C	1(0) or 3(0)	1(0) or 3(0)	2(0) or 4(1)	3(0) or 5(1)	
Subgroup 7 a. Adhesion of Lead Finish # Devices # Leads	2025	·	1 5(0)	2 10(0)	3 15(0)	3 15(0)	
Subgroup 8 a. Lid Torque	2024		1(0)	2(0)	3(0)	5(0)	
TOTAL # OF GOOD DEVICES REQUIRED:			9	9	14	55	

NOTES:

- The notes of table IV, MIL-STD-883, method 5005 shall apply in addition to the notes speci fied herein. This table is used for reference to sampling plan only. The actual tests and sub groups required to be inspected shall be in accordance with the latest revision of table IV, MIL-STD-883, method 5005.
- Units may be selected at any time after device sealing operation and in the final lead finish.

 Rejects may be used for these subgroup tests.
- 3/ The > 200 column sample sizes are based on those currently specified in method 5005.
- 4/ Since the package has gold-plated lids, the inspection criteria for illegiable marking of paragraph 3.3, Method 1010, and paragraph 3.8a, Method 1004, of MIL-STD-883, shall not apply. Marking is not jeopardized, however, because the same package types meet the resistance to solvents requirements of Group B, Subgroup 2, Method 2015, of MIL-STD-883.
 - 5/ LTPD = 5 based on the number of leads, 3 devices minimum.

S-311-P-721 PAGE 60 REV: --

TABLE 5. POST BURN-IN DELTAS

DELTA CALCULATION	INITIAL READING	FINAL READING
I (POST STATIC B-I)	INITIAL ELECTRICAL TEST	INTERIM ELECTRICAL TEST
II (POST DYNAMIC B-I)	INITIAL ELECTRICAL TEST	INTERIM ELECTRICAL TEST

Delta Read and Record Points

PARAMETER	ABSOLUTE LIMIT	Final reading
ICCSB	500µA	±150µA
VOL	400MV	±60MV
VOH1	3.5V	±550MV
IIO	10µA	±2µA

61